This paper presents the application of floating-gate MOSFET (FGMOS) 
INTRODUCTION
The design of digital integrated circuits with very low power consumption and without much degradation in speed has always been the focal point of researchers particularly in sub-micron regime [1] [2] [3] . Since there is always a trade-off between power dissipation and time delay, therefore, reducing the power dissipation and still maintaining the appreciable performance in terms of operating speed is much desirable. With the immense demand of portable and battery driven applications, there is a need for new and alternative circuit design techniques to implement high performance and low power digital circuits. Further, with reducing feature size of devices, the lowering of operating supply voltage is obvious but at the expense of speed. Hence, for optimum performance of digital circuits, alternative design techniques should be explored [4] [5] [6] .
CMOS inverter forms a basic building block of digital sub-circuits in mixed mode circuits with limitation of high switching threshold voltage resulting in degraded performance. Floating-gate MOSFET (FGMOS) has been widely used in the design of low voltage analog and digital circuits due to its unique characteristic of threshold voltage tuning with a bias voltage, thus imparting enhancement in performance. In this paper, we have employed floating-gate MOSFET (FGMOS) to design an inverter which has been further used to implement a ring oscillator. The paper has been divided in various sections briefly introducing FGMOS, its application in the design of inverter and ring oscillator. The performance of the designed circuits has been found to be enhanced vis-à-vis their conventional CMOS versions. The workability of these circuits has been verified through PSpice simulations carried out using level 7 parameters in 0.13 µm CMOS technology with a supply voltage of 1 V.
FLOATING-GATE MOS TRANSISTOR
The Floating-Gate MOS transistor (FGMOS) is basically a modified form of simple MOSFET where extra capacitances have been introduced between the conventional gate and the multi-input signal gates. By applying a bias voltage on one of the input gates, the threshold voltage of FGMOS can be reduced. A number of secondary gates or input terminals are deposited above the floating-gate (FG) which are electrically isolated from it but capacitively connected to it. Since FG is completely surrounded by highly resistive material, so for dc operation, FG acts as floating node. Programming of the FGMOS introduces a charge on its floating-gate that shifts the threshold voltage and thus, provides a control over the device functionality [7] [8] [9] [10] . The equivalent schematic for an N-input and n-channel FGMOS is shown in Fig. 1 [11] . 
. We observe that V T,eff will be less than V T if we select V bias > V T and k 2 >k 1, implying C 2 >C 1 . Thus, in FGMOS we can select V T , eff lower than normal V T . It has been observed that as we increase V bias from 0.3V to 0.6V, effective threshold voltage (V T,eff ) of n-channel FGMOS decreases from 0.8V to 0.2V at a reference drain current of 20 µA. Similarly, the drain and transfer characteristics for p-channel FGMOS show bias dependent behaviour. Thus, the performance of n-channel and p-channel FGMOS can be varied by optimum selection of their respective V bias and making FGMOS based digital circuits suitable for low voltage and low power applications.
FGMOS INVERTER
The architecture of the FGMOS inverter has been obtained from the conventional CMOS inverter as shown in Fig. 4 [13] . The bias voltages V bp and V bn provide tunability to the threshold voltages of M1 and M2 respectively. It is, therefore, expected that by varying the bias voltages, the threshold voltage of the FGMOS inverter can be changed. The performance of FGMOS inverter can be characterized through its voltage transfer characteristics (VTC) which is a plot of V out as a function of V in . From these characteristics we can calculate parameters like switching threshold voltage and noise margins to ascertain the dc performance of these circuits. The switching threshold voltage (V S ) is defined as the input voltage that gives an identical output voltage and it can be obtained from the intersection of the VTC curve and the plot of V out = V in [13, 14] . The voltage noise margins can be obtained as
where V OH and V OL are logic-high and logic-low output voltages of inverter respectively. Since noise margins NM H and NM L account for the sensitivity of a gate to noise, therefore large value of this parameter is desired that makes the gate less sensitive to noisy environment [15] .
The switching threshold voltage for FGMOS inverter is given by [14] : The transient behaviour of the FGMOS inverter can be characterized by propagation delay (t p ) which is defined as the average of the time delay from low-to-high transition (t plh ) and from highto-low transition (t phl ) of the input and output waveforms in an inverter. It specifies the operating speed and is given as [15, 16] :
The propagation delay for FGMOS inverter can be given as [14] :
Since t p depends on threshold voltage of n and p-channel MOSFETs, therefore it is expected that it can be optimized using FGMOS where threshold voltage tunability is feasible [12] . From these results, it has been observed that FGMOS based inverter has less propagation delay (0.2 ns) as compared to CMOS inverter which has the propagation delay of 0.4 ns, implying that FGMOS based inverter exhibits better switching response and has high operating speed.
Since, the energy delay product represents the trade-off between power dissipation and the speed, implying the operation of digital circuits at low power would result in loss of speed. Therefore, lower value of energy delay product is required for circuits suitable for operation with low operating voltage and low power consumption without much loss in operating speed. Now, the values of propagation delay obtained from the transient analysis of CMOS and FGMOS based inverters has been used to calculate the energy delay product (EDP) at different values of V DD as shown in Fig. 11 . Js. Therefore, FGMOS inverter shows better performance as compared to CMOS due to lower value of energy delay product, thus posing as an alternative design technique for low voltage and high speed digital circuits. 
RING OSCILLATOR
Since FGMOS inverter exhibits better response than its CMOS counterpart in terms of speed, noise immunity and power dissipation, therefore it has been further employed to implement a ring oscillator which is often used in the information, communication and sensor technology for frequency translation and channel selection [17] [18] [19] .
A ring oscillator based on FGMOS is shown in Fig. 12 which consists of a cascade of three inverters and the frequency of oscillation is given by [20] : 
where t phl and t plh are the propagation delay for high-to-low and low-to-high transitions respectively in an inverter which are given as under: The comparative performance of CMOS and FGMOS based three stage ring oscillator has been obtained by selecting V bp = 0 V and V bn =1 V and is shown in Fig. 14 . It has been observed that frequency of oscillations in FGMOS ring oscillator is 6.7 GHz while for CMOS ring oscillator it is 5 GHz. The number of inverter stages in ring oscillator may be increased for multiphase outputs but at the expense of reduced operating speed, high power dissipation and large chip area [20] . The comparative frequency of oscillations in ring oscillator using CMOS and FGMOS with different stages is given in table 3 From the above results, we observe that with increase in the number of inverter stages in the structure of ring oscillator, the frequency of oscillation decreases due to increased propagation delay. 
No. of stages CMOS FGMOS

CONCLUSIONS
In this paper, we have studied the effect of threshold voltage tunability in FGMOS for enhancing the performance of inverter and ring oscillator. It has been found that by varying the bias voltage of FGMOS, the voltage transfer characteristics of inverter can be suitably altered resulting in decreased switching threshold voltage, increased noise margins, reduced propagation delay and energy delay product as compared to its CMOS version. Further, it has been observed that the oscillation frequency of ring oscillator depends on the propagation delay of inverter stages and FGMOS based ring oscillator exhibits higher frequency of oscillation as compared to CMOS ring oscillator.
